aprs.ru Вход · Регистрация · English

Исходные пакеты – SP2HCA-2

следующий >

Обнаружено 146 пакетов. 0.001 пакетов в сек. среднее значение за 171307 сек. Просмотр занимает 0.020 сек.

2026-10-31 02:45:40 UTC: SP2HCA-2>APLRFD,WIDE2-1,qAR,SR2ATJ-2:!L3pP7S.{]# GBachorce LoRa APRS Digi|'*!L)g!1%C!%|
2026-10-31 02:20:39 UTC: SP2HCA-2>APLRFD,WIDE2-1,qAR,SR2ATJ-2:!L3pP7S.{]# GBachorce LoRa APRS Digi|')!K)9!1%C!%|
2026-10-31 01:55:38 UTC: SP2HCA-2>APLRFD,WIDE2-1,qAR,SR2ATJ-2:!L3pP7S.{]# GBachorce LoRa APRS Digi|'(!I(k!0%C!%|
2026-10-31 01:30:36 UTC: SP2HCA-2>APLRFD,WIDE2-1,qAR,SR2ATJ-2:!L3pP7S.{]# GBachorce LoRa APRS Digi|''!G(7!/%C!%|
2026-10-31 01:05:35 UTC: SP2HCA-2>APLRFD,WIDE2-1,qAR,SR2ATJ-2:!L3pP7S.{]# GBachorce LoRa APRS Digi|'&!D'm!.%C!%|
2026-10-31 01:05:32 UTC: SP2HCA-2>APLRFD,WIDE2-1,qAR,SR2ATJ-2::SP2HCA-2 :EQNS.0,1,0,0,1,0,0,1,0,0,0.01,0,0,0.02,0
2026-10-31 01:05:29 UTC: SP2HCA-2>APLRFD,WIDE2-1,qAR,SR2ATJ-2::SP2HCA-2 :UNIT.Count,Count,Count,VDC,VDC
2026-10-31 01:05:24 UTC: SP2HCA-2>APLRFD,WIDE2-1,qAR,SR2ATJ-2:>Scheduled Reboot
2026-10-31 00:55:54 UTC: SP2HCA-2>APLRFD,WIDE2-1,qAR,SR2ATJ-2:!L3pP7S.{]# GBachorce LoRa APRS Digi|'$!@'V!.%C!%|
2026-10-31 00:30:53 UTC: SP2HCA-2>APLRFD,WIDE2-1,qAR,SR2ATJ-2:!L3pP7S.{]# GBachorce LoRa APRS Digi|'#!>'&!-%C!%|
2026-10-31 00:05:51 UTC: SP2HCA-2>APLRFD,WIDE2-1,qAR,SR2ATJ-2:!L3pP7S.{]# GBachorce LoRa APRS Digi|'"!<&X!,%C!%|
2026-10-30 23:40:50 UTC: SP2HCA-2>APLRFD,WIDE2-1,qAR,SR2ATJ-2:!L3pP7S.{]# GBachorce LoRa APRS Digi|'!!;&/!,%C!%|
2026-10-30 23:15:48 UTC: SP2HCA-2>APLRFD,WIDE2-1,qAR,SR2ATJ-2:!L3pP7S.{]# GBachorce LoRa APRS Digi|&{!9%a!+%C!%|
2026-10-30 22:50:47 UTC: SP2HCA-2>APLRFD,WIDE2-1,qAR,SR2ATJ-2:!L3pP7S.{]# GBachorce LoRa APRS Digi|&z!7%6!*%C!%|
2026-10-30 22:25:46 UTC: SP2HCA-2>APLRFD,SR2GKG-10*,qAR,SR2ATJ-2:!L3pP7S.{]# GBachorce LoRa APRS Digi|&y!5$h!)%C!%|
2026-10-30 22:00:44 UTC: SP2HCA-2>APLRFD,WIDE2-1,qAR,SR2ATJ-2:!L3pP7S.{]# GBachorce LoRa APRS Digi|&x!3$=!(%C!%|
2026-10-30 21:35:42 UTC: SP2HCA-2>APLRFD,WIDE2-1,qAR,SR2ATJ-2:!L3pP7S.{]# GBachorce LoRa APRS Digi|&w!1#q!'%C!%|
2026-10-30 21:10:41 UTC: SP2HCA-2>APLRFD,WIDE2-1,qAR,SR2ATJ-2:!L3pP7S.{]# GBachorce LoRa APRS Digi|&v!/#K!&%C!%|
2026-10-30 20:45:39 UTC: SP2HCA-2>APLRFD,WIDE2-1,qAR,SR2ATJ-2:!L3pP7S.{]# GBachorce LoRa APRS Digi|&u!-#"!%%C!%|
2026-10-30 20:20:38 UTC: SP2HCA-2>APLRFD,WIDE2-1,qAR,SR2ATJ-2:!L3pP7S.{]# GBachorce LoRa APRS Digi|&t!+"O!$%C!%|
2026-10-30 19:55:36 UTC: SP2HCA-2>APLRFD,WIDE2-1,qAR,SR2ATJ-2:!L3pP7S.{]# GBachorce LoRa APRS Digi|&s!)"%!#%C!%|
2026-10-30 19:30:35 UTC: SP2HCA-2>APLRFD,WIDE2-1,qAR,SR2ATJ-2:!L3pP7S.{]# GBachorce LoRa APRS Digi|&r!'!V!"%C!%|
2026-10-30 19:05:34 UTC: SP2HCA-2>APLRFD,WIDE2-1,qAR,SR2ATJ-2:>System booted at 19:05:32Z W1 TX&RX 434.855MHz 1200bps
2026-10-30 19:05:34 UTC: SP2HCA-2>APLRFD,WIDE2-1,qAR,SR2ATJ-2:!L3pP7S.{]# GBachorce LoRa APRS Digi|&q!$!!!!%C!%|
2026-10-30 19:05:31 UTC: SP2HCA-2>APLRFD,WIDE2-1,qAR,SR2ATJ-2::SP2HCA-2 :EQNS.0,1,0,0,1,0,0,1,0,0,0.01,0,0,0.02,0
2026-10-30 19:05:28 UTC: SP2HCA-2>APLRFD,WIDE2-1,qAR,SR2ATJ-2::SP2HCA-2 :UNIT.Count,Count,Count,VDC,VDC
2026-10-30 19:05:24 UTC: SP2HCA-2>APLRFD,WIDE2-1,qAR,SR2ATJ-2::SP2HCA-2 :PARM.TX,RX,Digi,V_Bat,V_Ext
2026-10-30 19:05:24 UTC: SP2HCA-2>APLRFD,WIDE2-1,qAR,SR2ATJ-2:>Scheduled Reboot
2026-10-30 18:55:52 UTC: SP2HCA-2>APLRFD,WIDE2-1,qAR,SR2ATJ-2:!L3pP7S.{]# GBachorce LoRa APRS Digi|$h!X+k!?%C!%|
2026-10-30 18:30:51 UTC: SP2HCA-2>APLRFD,WIDE2-1,qAR,SR2ATJ-2:!L3pP7S.{]# GBachorce LoRa APRS Digi|$g!V+6!>%C!%|
2026-10-30 18:05:49 UTC: SP2HCA-2>APLRFD,WIDE2-1,qAR,SR2ATJ-2:!L3pP7S.{]# GBachorce LoRa APRS Digi|$f!T*h!=%C!%|
2026-10-30 17:40:48 UTC: SP2HCA-2>APLRFD,WIDE2-1,qAR,SR2ATJ-2:!L3pP7S.{]# GBachorce LoRa APRS Digi|$e!S*:!=%C!%|
2026-10-30 17:15:48 UTC: SP2HCA-2>APLRFD,WIDE2-1,qAR,SR2ATJ-2:!L3pP7S.{]# GBachorce LoRa APRS Digi|$d!Q)l!<%C!%|
2026-10-30 16:50:45 UTC: SP2HCA-2>APLRFD,WIDE2-1,qAR,SR2ATJ-2:!L3pP7S.{]# GBachorce LoRa APRS Digi|$c!O);!;%C!%|
2026-10-30 16:25:44 UTC: SP2HCA-2>APLRFD,WIDE2-1,qAR,SR2ATJ-2:!L3pP7S.{]# GBachorce LoRa APRS Digi|$b!M(n!:%C!%|
2026-10-30 16:00:42 UTC: SP2HCA-2>APLRFD,WIDE2-1,qAR,SR2ATJ-2:!L3pP7S.{]# GBachorce LoRa APRS Digi|$a!K(?!9%C!%|
2026-10-30 15:35:41 UTC: SP2HCA-2>APLRFD,WIDE2-1,qAR,SR2ATJ-2:!L3pP7S.{]# GBachorce LoRa APRS Digi|$`!I'v!8%C!%|
2026-10-30 15:10:39 UTC: SP2HCA-2>APLRFD,WIDE2-1,qAR,SR2ATJ-2:!L3pP7S.{]# GBachorce LoRa APRS Digi|$_!H'P!8%D!%|
2026-10-30 14:45:38 UTC: SP2HCA-2>APLRFD,WIDE2-1,qAR,SR2ATJ-2:!L3pP7S.{]# GBachorce LoRa APRS Digi|$^!F'.!7%C!%|
2026-10-30 14:20:37 UTC: SP2HCA-2>APLRFD,WIDE2-1,qAR,SR2ATJ-2:!L3pP7S.{]# GBachorce LoRa APRS Digi|$]!D&Z!6%D!%|
2026-10-30 13:55:51 UTC: SP2HCA-2>APLRFD,WIDE2-1,qAR,SR2ATJ-2:!L3pP7S.{]# GBachorce LoRa APRS Digi|$\!B&8!5%C!%|
2026-10-30 13:30:34 UTC: SP2HCA-2>APLRFD,WIDE2-1,qAR,SR2ATJ-2:!L3pP7S.{]# GBachorce LoRa APRS Digi|$[!@%g!4%C!%|
2026-10-30 13:05:33 UTC: SP2HCA-2>APLRFD,WIDE2-1,qAR,SR2ATJ-2:>System booted at 13:05:31Z W1 TX&RX 434.855MHz 1200bps
2026-10-30 13:05:33 UTC: SP2HCA-2>APLRFD,WIDE2-1,qAR,SR2ATJ-2:!L3pP7S.{]# GBachorce LoRa APRS Digi|$Z!<%>!2%D!%|
2026-10-30 13:05:30 UTC: SP2HCA-2>APLRFD,WIDE2-1,qAR,SR2ATJ-2::SP2HCA-2 :EQNS.0,1,0,0,1,0,0,1,0,0,0.01,0,0,0.02,0
2026-10-30 13:05:27 UTC: SP2HCA-2>APLRFD,WIDE2-1,qAR,SR2ATJ-2::SP2HCA-2 :UNIT.Count,Count,Count,VDC,VDC
2026-10-30 13:05:22 UTC: SP2HCA-2>APLRFD,WIDE2-1,qAR,SR2ATJ-2:>Scheduled Reboot
2026-10-30 12:55:51 UTC: SP2HCA-2>APLRFD,WIDE2-1,qAR,SR2ATJ-2:!L3pP7S.{]# GBachorce LoRa APRS Digi|'E!8%!!2%C!%|
2026-10-30 12:30:49 UTC: SP2HCA-2>APLRFD,WIDE2-1,qAR,SR2ATJ-2:!L3pP7S.{]# GBachorce LoRa APRS Digi|'D!0$9!+%D!%|
2026-10-30 12:05:48 UTC: SP2HCA-2>APLRFD,WIDE2-1,qAR,SR2ATJ-2:!L3pP7S.{]# GBachorce LoRa APRS Digi|'C!)#U!%%E!%|

следующий >